A Dual-Mode Synchronous/Asynchronous CORDIC Processor
نویسندگان
چکیده
For application in a software defined radio a CORDIC processor has been developed that can operate both in synchronous and asynchronous mode. Each mode of operation has advantages and drawbacks. Depending on the actual application, an optimal trade-off can be achieved by selecting the mode of operation that fits best with system demands. We believe that for a system developer this additional degree of freedom significantly increases the application space. The design has been implemented on a 0.25 μm SiGe:C BiCMOS process. Simulation results using post-layout extracted parameters indicate that the design is competitive both with purely synchronous and purely asynchronous implementations.
منابع مشابه
Implementation of a Low-Power FPGA Based on Synchronous/Asynchronous Hybrid Architecture
This paper presents a low-power FPGA based on mixed synchronous/asynchronous design. The proposed FPGA consists of several sections which consist of logic blocks, and each section can be used as either a synchronous circuit or an asynchronous circuit according to its workload. An asynchronous circuit is power-efficient for a low-workload section since it does not require the clock tree which al...
متن کاملDesign and Implementaion of Interior Permanent Magnet Synchronous Motor (IPMSM) Control based on Integral Terminal Sliding Mode Technique
Permanent Magnet Synchronous Motor because of high energy storage capability is very important in electrical drive industry. Speed control of this motor suffers from parameter variations such as variable inductance. In this paper, The Integral-Terminal Sliding Mode Control (ITSMC) method is used to control the speed (torque) along with d-axis current control. This method is like to classic slid...
متن کاملUltra Low Power CORDIC Processor for Wireless Communication Algorithms
We designed and implemented an ultra low power CORDIC processor which targets the implementation We propose a modified CORDIC algorithm and architecture. and we elaborate on the low power architectural and algorithmic techniques for minimizing its power consumption. Our CORDIC implementation consumes. in rotate mode, on average 50 Jl, W @ 10 MHz under 1 V supply voltage in a .25 Jl,m technology.
متن کاملNumerical Accuracy and Hardware Trade-Offs for Fixed-Point CORDIC Processor for Digital Signal Processing System
In this paper, the complete error analysis of the conventional CORDIC (COordinate Rotation DIgital Computer) algorithm and the CORDIC with expanded convergence range is presented. All the computational error consisting of the approximation error and truncation error in both the rotation mode and vectoring mode has been derived systematically. It has been shown that the computation errors of COR...
متن کاملUnified Mixed Radix 2-4 Redundant CORDIC Processor - Computers, IEEE Transactions on
We present a unified mixed radix CORDIC algorithm with carry-save arithmetic with a constant scale factoi. The pipelined architecture of the processor is determined by a unique sequence of microrotations for the two modes of operation (rotation and vectoring) in circular and hyperbolic coordinates. The combination of radix-2 and radix-4 microrotations allows us to reduce the latency and size of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002